- US12302553utility2025Vertical DRAM Structure and Method0 cites
- US12302630utility2025Integrated Circuit with Backside Trench for Metal Gate Definition0 cites
- US12300749utility2025Source/drain Features with Improved Strain Properties0 cites
- US12300739utility2025Metal Oxide Interlayer Structure for NFET and PFET0 cites
- US12300733utility2025Semiconductor Device with a Work Function Layer Having an Oxygen-blocking Dopant Layer0 cites
- US12300732utility2025Gate All Around Transistor with Dual Inner Spacers0 cites
- US12300731utility2025Multigate Device with Air Gap Spacer and Backside Rail Contact and Method of Fabricating Thereof0 cites
- US12300735utility2025Air Gap in Inner Spacers and Methods of Fabricating the Same in Field-effect Transistors0 cites
- US12300728utility2025Semiconductor Devices0 cites
- US12300722utility2025Selective Liner on Backside via and Method Thereof0 cites
- US12300720utility2025Multi-gate Device with Air Gap Spacer and Fabrication Methods Thereof0 cites
- US12300717utility2025Semiconductor Device and Method of Manufacture0 cites
- US12300656utility2025Semiconductor Package and Method of Forming Thereof0 cites
- US12300646utility2025Chiplets 3 D Soic System Integration and Fabrication Methods0 cites
- US12300644utility2025Die Bonding Pads and Methods of Forming the Same0 cites
- US12300639utility2025Seamless Bonding Layers in Semiconductor Packages and Methods of Forming the Same0 cites
- US12300623utility2025Integrated Circuit0 cites
- US12300575utility2025Semiconductor Package and Method0 cites
- US12300568utility2025High Efficiency Heat Dissipation Using Discrete Thermal Interface Material Films0 cites