- US12387977utility2025Self-aligned Scheme for Semiconductor Device and Method of Forming the Same0 cites
- US12387974utility2025Patterning Interconnects and Other Structures by Photo-sensitizing Method0 cites
- US12387935utility2025Dipole-engineered High-k Gate Dielectric and Method Forming Same0 cites
- US12387772utility2025Structure and Method for MRAM Devices with a Slot Via0 cites
- US12386251utility2025Method and System to Introduce Bright Field Imaging at Stitching Area of High-na EUV Exposure0 cites
- US12385967utility2025Wafer Test System and Methods0 cites
- US12384127utility2025Box Erecting Apparatus and Method0 cites
- US12382639utility2025Three-dimensional Memory Device and Method0 cites
- US12381186utility2025Redistribution Structure for Semiconductor Device and Method of Forming Same0 cites
- US12381158utility2025Wafer Bonding Method and Bonded Device Structure0 cites
- US12381081utility2025Method of Breaking Through Etch Stop Layer0 cites
- US12381075utility2025Cuprous Oxide Devices and Formation Methods0 cites
- US12380958utility2025Semiconductor Memory Structure0 cites
- US12379544utility2025Optical Waveguide Termination0 cites
- US12382692utility2025Dielectric Inner Spacers in Multi-gate Field-effect Transistors0 cites
- US12382655utility2025Transistors Having Vertical Nanostructures0 cites
- US12382694utility2025Radical Etching in Gate Formation0 cites
- US12382654utility2025Semiconductor Devices0 cites
- US12382674utility2025Dual Metal via for Contact Resistance Reduction0 cites
- US12382666utility2025Enlargement of GAA Nanostructure0 cites