- US12402402utility2025Transistor Gate Profile Optimization0 cites
- US12402393utility2025Finfet EPI Channels Having Different Heights on a Stepped Substrate0 cites
- US12402392utility2025Semiconductor Structure and Manufacturing Method Thereof0 cites
- US12402386utility2025Transistor Gate Structure and Process0 cites
- US12402376utility2025High-voltage Nano-sheet Transistor0 cites
- US12400999utility2025Semiconductor Devices and Methods of Manufacture0 cites
- US12400989utility2025Arrangement of Power-grounds in Package Structures0 cites
- US12400964utility2025Integrated Circuit0 cites
- US12400962utility2025Liner-free Conductive Structures with Anchor Points0 cites
- US12400950utility2025Interconnect Structure and Methods Thereof0 cites
- US12400948utility2025Structure and Method for Interlevel Dielectric Layer with Regions of Differing Dielectric Constant0 cites
- US12400928utility2025Heat Dissipation Structures0 cites
- US12400915utility2025Metrology Method0 cites
- US12400878utility2025Integrated Circuit Package and Method0 cites
- US12400876utility2025Methods of Manufacture Having Redistribution Layer Using Dielectric Material Photoactive Component0 cites
- US12400875utility2025Film Deposition for Patterning Process0 cites
- US12400867utility2025Integrated Circuit Device0 cites
- US12400862utility2025Interconnect Structures and Methods and Apparatuses for Forming the Same0 cites
- US12400853utility2025Method of Forming Conductive Feature Including Cleaning Step0 cites
- US12400861utility2025Semiconductor Device and Method of Manufacturing0 cites