- US11581193utility2023Semiconductor Device and a Method for Fabricating the Same0 cites
- US11581227utility2023Integrated Circuit Structure0 cites
- US11581256utility2023Interconnect Structure for Logic Circuit0 cites
- US11581259utility2023Hybrid Conductive Structures0 cites
- US11581276utility2023Redistribution Layers and Methods of Fabricating the Same in Semiconductor Devices0 cites
- US11581281utility2023Packaged Semiconductor Device and Method of Forming Thereof0 cites
- US11581403utility2023Semiconductor Device and Manufacturing Method Thereof0 cites
- US11581410utility2023Semiconductor Device and Method0 cites
- US11581414utility2023Gate-all-around Devices with Optimized Gate Spacers and Gate End Dielectric0 cites
- US11581415utility2023Multi-layer Channel Structures and Methods of Fabricating the Same in Field-effect Transistors0 cites
- US11581416utility2023Gate Structures in Semiconductor Devices0 cites
- US11581424utility2023Method of Manufacturing Finfets Having Barrier Layers with Specified Sige Doping Concentration0 cites
- US11581426utility2023Semiconductor Device and Manufacturing Method Thereof0 cites
- US11581436utility2023Negative Capacitance Transistor with a Diffusion Blocking Layer0 cites
- US11581441utility2023Floating Gate Isolation0 cites
- US11581218utility2023Etch Profile Control of Gate Contact Opening0 cites
- US11581221utility2023Method and IC Design with Non-linear Power Rails0 cites
- US11581226utility2023Semiconductor Device with Tunable Epitaxy Structures and Method of Forming the Same0 cites
- US11575050utility2023Semiconductor Structure Having Both Gate-all-around Devices and Planar Devices0 cites
- US11574918utility2023Method of Manufacturing a Semiconductor Device and a Semiconductor Device0 cites