- US11728344utility2023Hybrid SRAM Design with Nano-structures0 cites
- US11728330utility2023Electrical Passive Elements of an ESD Power Clamp in a Backside Back End of Line (B-BEOL) Process0 cites
- US11728327utility2023Integrated Circuit Package and Method0 cites
- US11728312utility2023Semiconductor Packaging and Methods of Forming Same0 cites
- US11723194utility2023Integrated Circuit Read Only Memory (ROM) Structure0 cites
- US11718812utility2023Post-cmp Cleaning Composition for Germanium-containing Substrate0 cites
- US11721572utility2023Integrated Semiconductor Die Vessel Processing Workstations0 cites
- US11720033utility2023Material Management Method and System0 cites
- US11720025utility2023Extreme Ultraviolet Lithography Method, Extreme Ultraviolet Mask and Formation Method Thereof0 cites
- US11720738utility2023Leakage Analysis on Semiconductor Device0 cites
- US11721544utility2023Cut Metal Gate Process for Reducing Transistor Spacing0 cites
- US11721555utility2023Method and System for Thinning Wafer Thereof0 cites
- US11721567utility2023System and Method for Operating the Same0 cites
- US11721579utility2023Redistribution Lines with Protection Layers and Method Forming Same0 cites
- US11721588utility2023Semiconductor Structure with Cutting Depth Control and Method for Fabricating the Same0 cites
- US11721603utility2023Integrated Fan Out Method Utilizing a Filler-free Insulating Material0 cites
- US11721626utility2023Semiconductor Device with Backside Spacer and Methods of Forming the Same0 cites
- US11721627utility2023Graphene Layer for Reduced Contact Resistance0 cites
- US11721644utility2023Semiconductor Package with Riveting Structure Between Two Rings and Method for Forming the Same0 cites
- US11721663utility2023Multi-level Stacking of Wafers and Chips0 cites