- US11817499utility2023P-type Strained Channel in a Fin Field Effect Transistor (finfet) Device0 cites
- US11817503utility2023Semiconductor Device0 cites
- US11817491utility2023Semiconductor Device Having an Air Gap Along a Gate Spacer0 cites
- US11817472utility2023Anchor Structures and Methods for Uniform Wafer Planarization and Bonding0 cites
- US11817452utility2023Method for Forming Decoupling Capacitors Between the Interposing Conductors and the Multiple Gates0 cites
- US11817399utility2023Semiconductor Device0 cites
- US11817403utility2023Electrostatic Discharge (ESD) Array with Circuit Controlled Switches0 cites
- US11817410utility2023Integrated Circuit Package and Method0 cites
- US11817426utility2023Package and Method of Fabricating the Same0 cites
- US11817437utility2023Method of Forming Package Structure0 cites
- US11817392utility2023Integrated Circuit0 cites
- US11817382utility2023Package Substrate Insulation Opening Design0 cites
- US11817380utility2023Semiconductor Package and Method of Forming Same0 cites
- US11817361utility2023Passivation Structure with Planar Top Surfaces0 cites
- US11817354utility2023Local Gate Height Tuning by Cmp and Dummy Gate Design0 cites
- US11817336utility2023Wafer Process Monitoring System and Method0 cites
- US11817324utility2023Info Packages Including Thermal Dissipation Blocks0 cites
- US11808798utility2023Jitter Noise Detector0 cites
- US11810948utility2023Semiconductor Device and Method0 cites
- US11806833utility2023Chemical Mechanical Planarization System and a Method of Using the Same0 cites