- US11848241utility2023Semiconductor Structure and Related Methods0 cites
- US11848246utility2023Integrated Circuit Package and Method0 cites
- US11848270utility2023Chip Structure and Method for Forming the Same0 cites
- US11848271utility2023Redistribution Layer Structures for Integrated Circuit Package0 cites
- US11848305utility2023Semiconductor Packages Including Passive Devices and Methods of Forming Same0 cites
- US11848326utility2023Integrated Circuits with Gate Cut Features0 cites
- US11848327utility2023Integrated Circuit Device Including a Power Supply Line and Method of Forming the Same0 cites
- US11848329utility2023Semiconductor Structure with Self-aligned Backside Power Rail0 cites
- US11848363utility2023Method for Forming Semiconductor Device0 cites
- US11848368utility2023Transistors with Different Threshold Voltages0 cites
- US11848372utility2023Method and Structure for Reducing Source/drain Contact Resistance at Wafer Backside0 cites
- US11848385utility2023Localized Protection Layer for Laser Annealing Process0 cites
- US11849588utility2023Semiconductor Device and Method of Forming the Same0 cites
- US11849645utility2023Integrated Circuit0 cites
- US11849655utility2023Semiconductor Memory Devices with Electrically Isolated Stacked Bit Lines and Methods of Manufacture0 cites
- US11842935utility2023Method for Forming a Reconstructed Package Substrate Comprising Substrates Blocks0 cites
- US11842933utility2023Semiconductor Device and Method0 cites
- US11842932utility2023Notched Gate Structure Fabrication0 cites
- US11842928utility2023In-situ Formation of Metal Gate Modulators0 cites
- US11842922utility2023Method for Forming Interconnect Structure0 cites