- US11955442utility2024Semiconductor Package and Method0 cites
- US11955441utility2024Interconnect Structure and Forming Method Thereof0 cites
- US11955455utility2024Embedded Stress Absorber in Package0 cites
- US11950433utility2024Resistive Random Access Memory Device0 cites
- US11948936utility2024Forming ESD Devices Using Multi-gate Compatible Processess0 cites
- US11948972utility2024High-voltage Nano-sheet Transistor0 cites
- US11948970utility2024Semiconductor Device and Manufacturing Method Thereof0 cites
- US11948940utility2024Multi-gate Device Structure0 cites
- US11948835utility2024Interconnection Structure with Anti-adhesion Layer0 cites
- US11948839utility2024Power Reduction in Finfet Structures0 cites
- US11948840utility2024Protective Layer Over Finfet and Method of Forming Same0 cites
- US11948842utility2024Etch Stop Layer Between Substrate and Isolation Structure0 cites
- US11948918utility2024Redistribution Structure for Semiconductor Device and Method of Forming Same0 cites
- US11948926utility2024Integrated Circuit Package and Method0 cites
- US11948930utility2024Semiconductor Package and Method of Manufacturing the Same0 cites
- US11948974utility2024Semiconductor Device Including Vertical Transistor with Back Side Power Structure0 cites
- US11948981utility2024Seam-filling of Metal Gates with Si-containing Layers0 cites
- US11948987utility2024Self-aligned Backside Source Contact Structure0 cites
- US11948988utility2024Source/drain Structure for Semiconductor Device0 cites
- US11948989utility2024Gate-all-around Device with Protective Dielectric Layer and Method of Forming the Same0 cites