- US11984363utility2024Dual Silicide Structure and Methods Thereof0 cites
- US11984372utility2024Integrated Circuit Package and Method0 cites
- US11984400utility2024Method of Fabricating a Semiconductor Device Including Multiple Contacts0 cites
- US11984402utility2024Semiconductor Device and Method0 cites
- US11984422utility2024Semiconductor Package and Method of Forming Same0 cites
- US11984443utility2024Power Distribution Network0 cites
- US11984450utility2024Semiconductor Device Having Spacer Residue0 cites
- US11984476utility2024Isolation Structures of Semiconductor Devices0 cites
- US11984478utility2024Forming Source and Drain Features in Semiconductor Devices0 cites
- US11984488utility2024Multigate Device with Air Gap Spacer and Backside Rail Contact and Method of Fabricating Thereof0 cites
- US11984489utility2024Air Spacer for a Gate Structure of a Transistor0 cites
- US11984883utility2024Glitch Preventing Input/output Circuits0 cites
- US11985825utility20243D Memory Array Contact Structures0 cites
- US11985830utility2024Three-dimensional Memory Device and Method0 cites
- US11978677utility2024Wafer Positioning Method and Apparatus0 cites
- US11978676utility2024Semiconductor Structure and Method of Forming the Same0 cites
- US11978720utility2024Semiconductor Device Package and Methods of Manufacture0 cites
- US11978781utility2024Partial Metal Grain Size Control to Improve CMP Loading Effect0 cites
- US11978782utility2024Semiconductor Device and Method for Making the Same0 cites
- US11980014utility2024Memory Devices with Gate All Around Transistors0 cites