- US12619563utility2026Dynamic Random-access Memory (DRAM) Configured for Block Transfers and Method Thereof0 cites
- US12615769utility2026Three-dimensional nor Memory String Arrays of Thin-film Ferroelectric Transistors0 cites
- US12604468utility2026Vertical NOR Memory Strings and Method for Fabrication Thereof0 cites
- US12550382utility2026Thin-film Storage Transistor with Ferroelectric Storage Layer0 cites
- US12537057utility2026Three-dimensional Vertical nor Flash Thin Film Transistor Strings0 cites
- US12505892utility2025Methods for Reducing Disturb Errors by Refreshing Data Alongside Programming or Erase Operations0 cites
- US12487918utility2025Wear-level Control Circuit for Memory Module0 cites
- US12477725utility2025Methods for Fabricating a 3-dimensional Memory Structure of nor Memory Strings0 cites
- US12462873utility2025Thin Film Storage Transistor with Silicon Oxide Nitride Charge Trapping Layer0 cites
- US12463138utility2025Bit Line and Source Line Connections for a 3-dimensional Array of Memory Circuits0 cites
- US12411606utility2025High Capacity Memory Circuit with Low Effective Latency0 cites
- US12406966utility2025Device with Embedded High-bandwidth, High-capacity Memory Using Wafer Bonding0 cites
- US12373110utility2025Memory Controller for a High Capacity Memory Circuit Using Virtual Bank Addressing0 cites
- US12324159utility2025Vertical Thin-film Transistor and Application as Bit-line Connector for 3-dimensional Memory Arrays0 cites
- US12315565utility2025Three-dimensional Memory Structure Fabricated Using Repeated Active Stack Sections0 cites
- US12295143utility2025Methods for Forming Multilayer Horizontal Nor-type Thin-film Memory Strings0 cites
- US12256547utility2025Silicon Oxide Nitride Tunnel Dielectric for a Storage Transistor in a 3-dimensional NOR Memory String Array0 cites
Page 1 of 4Next →