- US12367386utility2025Split Array Architecture for Analog Neural Memory in a Deep Learning Artificial Neural Network0 cites
- US12354651utility2025Neural Network Classifier Using Array of Three-gate Non-volatile Memory Cells0 cites
- US12299562utility2025Analog Neural Memory Array in Artificial Neural Network with Source Line Pulldown Mechanism0 cites
- US12283314utility2025Neural Network Classifier Using Array of Three-gate Non-volatile Memory Cells0 cites
- US12279428utility2025Input and Output Blocks for an Array of Memory Cells0 cites
- US12248870utility2025Neural Network Device0 cites
- US12249368utility2025Neural Network Classifier Using Array of Three-gate Non-volatile Memory Cells0 cites
- US12243587utility2025Multiple Row Programming Operation in Artificial Neural Network Array0 cites
- US12237011utility2025Read and Programming Decoding System for Analog Neural Memory0 cites
- US12229004utility2025Grouping and Error Correction for Non-volatile Memory Cells0 cites
- US12230319utility2025Determination of a Bias Voltage to Apply to One or More Memory Cells in a Neural Network0 cites
- US12217165utility2025Concurrent Write and Verify Operations in an Analog Neural Memory0 cites
- US12205655utility2025Testing of Analog Neural Memory Cells in an Artificial Neural Network0 cites
- US12206325utility2025Pumping Controller for a Plurality of Charge Pump Units0 cites
- US12198043utility2025Output Circuit0 cites
- US12176039utility2024Setting Levels for a Programming Operation in a Neural Network Array0 cites
- US12131786utility2024Memory Cell Array with Row Direction Gap Between Erase Gate Lines and Dummy Floating Gates0 cites