- US12243773utility2025Liner and Barrier Layer in Dual Damascene Cu Interconnect for Enhanced EM and Process0 cites
- US12154943utility2024Super Junction Power Device and Method of Making the Same0 cites
- US12154944utility2024Super Junction Power Device0 cites
- US12136647utility2024Super Junction Power Device and Method of Making the Same0 cites
- US12131946utility2024Method to Form Contacts with Multiple Depth by Enhanced CESL0 cites
- US12094873utility2024Sige HBT with Graphene Extrinsic Base and Methods0 cites
- US12096627utility2024Stacked Neural Device Structure and Manufacturing Method Thereof0 cites
- US11984500utility2024Structure and Method of New Power MOS and IGBT with Built-in Multiple VT'S0 cites
- US11978702utility2024Simultaneous Self-forming Hea Barrier and Cu Seeding Layers for Cu Interconnect0 cites
- US11834754utility2023ALD Method with Multi-chambers for Sic or Multi-elements Epitaxial Growth0 cites
- US11715758utility2023Super Junction Power Device and Method of Making the Same0 cites
- US11677019utility2023IGBT Device with Narrow Mesa and Manufacture Thereof0 cites
- US11594631utility2023LDMOS Transistor and Manufacture Thereof0 cites