Patents/Assignees

SHANGHAI ZHAOXIN SEMICONDUCTOR CO., Ltd.

62 patents in portfolio

US12149619utility2024
Processor with an Elliptic Curve Cryptographic Algorithm and a Data Processing Method Thereof
0 cites
US12149620utility2024
Processor with an Elliptic Curve Cryptographic Instruction for Elliptic Curve Cryptographic Algorithm and a Data Processing Method Thereof
0 cites
US12105633utility2024
Electronic Device and Method for Accelerating Memory Access
0 cites
US12099459utility2024
Link Balance Adjustment System and Link Balance Adjustment Method
0 cites
US12086065utility2024
Computing System with Direct Invalidation in a Hierarchical Cache Structure Based on at Least One Designated Key Identification Code
0 cites
US12072813utility2024
Method for Remapping Virtual Address to Physical Address and Address Remapping Unit
0 cites
US12056493utility2024
Processor and Operating Method Thereof for Renaming Destination Logical Register of Move Instruction
0 cites
US12038839utility2024
Processor and Method for Designating a Demotion Target to Be Demoted from an In-core Cache Structure to an Out-of-core Cache Structure
0 cites
US12032491utility2024
Method for Remapping Virtual Address to Physical Address and Address Remapping Unit
0 cites
US12019572utility2024
Bridging Module, Data Transmission System, and Data Transmission Method
0 cites
US12020034utility2024
Instruction Execution Method and Instruction Execution Device
0 cites
US12013771utility2024
Method and Interconnect Interface for Built-in Self-test
0 cites
US12013782utility2024
Processor with Protection of an Isolated Memory and Protection Method for the Isolated Memory Accessible Only by a Trusted Core
0 cites
US12014181utility2024
Instruction Execution Method and Instruction Execution Device
0 cites
US12001375utility2024
Interconnect System
0 cites
US11995440utility2024
Method and System for Executing New Instructions
0 cites
US11971821utility2024
Computing System with Write-back and Invalidation in a Hierarchical Cache Structure Based on at Least One Designated Key Identification Code
0 cites
US11966738utility2024
Processor and Method for Flushing Translation Lookaside Buffer According to Designated Key Identification Code
0 cites
US11966749utility2024
Processor and Booting Method Thereof
0 cites
US11960427utility2024
Bridging Module, Data Transmission System, and Data Transmission Method
0 cites

← PreviousPage 2 of 4Next →