- US12572460utility2026Completing a Device Operation Initiated in a First Mode in a Second Mode in a Multi-protocol Storage Device0 cites
- US12505008utility2025Data Storage Device Recovery on Uncorrectable Read Failure0 cites
- US12283341utility2025Dynamic Clock Mask Based on Read Data for Power Saving0 cites
- US12271217utility2025Current Reference Circuit with Process, Voltage, and Wide-range Temperature Compensation0 cites
- US12260921utility2025Sense Amplifier Architecture Providing Reduced Program Verification Time0 cites
- US12254209utility2025Time Bound Partial Format Operation in a Storage Device0 cites
- US12249378utility2025CELSRC Voltage Separation Between SLC and XLC for SLC Program Average ICC Reduction0 cites
- US12229415utility2025Hole Channel Pre-charge to Enable Large-volume In-place Data Sanitization of Non-volatile Memory0 cites
- US12230333utility2025Bit Line Modulation to Compensate for Cell Source Variation0 cites
- US12230335utility2025Data Latch Programming Algorithm for Multi-bit-per-cell Memory Devices0 cites
- US12225720utility2025Three-dimensional Memory Device with Doped Semiconductor Bridge Structures and Methods for Forming the Same0 cites
- US12216596utility2025ZQ Calibration Circuit and Method for Memory Interfaces0 cites
- US12219776utility2025Ferroelectric Devices Including a Single Crystalline Ferroelectric Layer and Method of Making the Same0 cites
- US12211535utility2025Magnetoresistive Memory Device and Method of Operating Same Using Ferroelectric-controlled Exchange Coupling0 cites
- US12213320utility2025Three-dimensional Memory Device with Finned Support Pillar Structures and Methods for Forming the Same0 cites
- US12205008utility2025Dropout in Neutral Networks Using Threshold Switching Selectors in Non-volatile Memories0 cites
- US12205638utility2025Concurrent Write to Programmable Resistance Memory Cells in Cross-point Array0 cites
Page 1 of 21Next →