- US12597473utility2026Multi-step Read Pass Voltage Discharge for ICC Reduction0 cites
- US12598749utility2026Memory Device Including Composite Metal Oxide Semiconductor Channels and Methods for Forming the Same0 cites
- US12598752utility2026Method of Making a Three-dimensional Memory Device Using Composite Hard Masks for Formation of Deep via Openings0 cites
- US12591651utility2026Data Storage Device and Method of Access with User Fingerprint0 cites
- US12593406utility2026Printed Circuit Board Having Lead Pads That Accommodate Offset Electronic Component Leads0 cites
- US12593721utility2026Internal Thermal Transfer for Memory Device0 cites
- US12592264utility2026Reduction in Chip Area Through Design-technology Co-optimization0 cites
- US12591376utility2026Method and Device for Securing User Data on a Data Storage Device0 cites
- US12592291utility2026Non-volatile Memory with In-place Error Updating and Correction0 cites
- US12592288utility2026Data Storage Device and Method for Managing a Hot Count Difference in Sub-block Mode0 cites
- US12591375utility2026Data Storage Device and Method of Access in Confidential Mode and Normal Mode0 cites
- US12592267utility2026Magnetoresistive Memory Device and Method of Operating Same Using Phase Controlled Magnetic Anisotropy0 cites
- US12592286utility2026Nonvolatile Memory Read with Asymmetric Read-pass Voltages0 cites
- US12585586utility2026Managing Read Look Ahead Caching in Storage Devices0 cites
- US12585393utility2026Low Power and Area Optimized TM4 and TM5 Compliant Combination TMIO Transmitter Architecture0 cites
- US12585531utility2026Location-based Maintenance Operations for a Data Storage Device0 cites
- US12585597utility2026Memory with Write Address Delay Circuit0 cites
- US12585853utility2026Circuitry Arrangement in a Floorplan of a Memory Device0 cites
- US12587094utility2026Area Efficient LV NMOS TWL Charge Pump0 cites
- US12586657utility2026Nonvolatile Memory with Temperature-dependent Sense Time Offsets for Soft-bit Read0 cites