- US12056506utility2024Access to Intermediate Values in a Dataflow Computation0 cites
- US12045591utility2024Skip Buffer Splitting0 cites
- US12038867utility2024Two-level Arbitration in a Reconfigurable Processor0 cites
- US12008417utility2024Interconnect-based Resource Allocation for Reconfigurable Processors0 cites
- US12001936utility2024Lossless Tiling in Convolution Networks—graph Metadata Generation0 cites
- US11995529utility2024Lossless Tiling in Convolution Networks—tiling Configuration for a Sequence of Sections of a Graph0 cites
- US11983140utility2024Efficient Deconfiguration of a Reconfigurable Data Processor0 cites
- US11983141utility2024System for Executing an Application on Heterogeneous Reconfigurable Processors0 cites
- US11983509utility2024Floating-point Accumulator0 cites
- US11971846utility2024Logic Unit for a Reconfigurable Processor0 cites
- US11967955utility2024Fast Clocked Storage Element0 cites
- US11961575utility2024Single “A” Latch with an Array of “B” Latches0 cites
- US11954053utility2024Integrating Buffer Views Into Buffer Access Operations in a Coarse-grained Reconfigurable Computing Environment0 cites
- US11934343utility2024Lossless Tiling in Convolution Networks-backward Pass0 cites
- US11928445utility2024Compiler for a Fracturable Data Path in a Reconfigurable Data Processor0 cites
- US11928512utility2024Quiesce Reconfigurable Data Processor0 cites
- US11916559utility2024Delay-locked Loop with Widened Lock Range0 cites
- US11893424utility2024Training a Neural Network Using a Non-homogenous Set of Reconfigurable Processors0 cites
- US11886930utility2024Runtime Execution of Functions Across Reconfigurable Processor0 cites