- US11815940utility2023Dynamic Random Access Memory (DRAM) Component for High-performance, High-capacity Registered Memory Modules0 cites
- US11816047utility2023Protocol Including a Command-specified Timing Reference Signal0 cites
- US11811397utility2023Overdriven Switch0 cites
- US11811379utility2023Noise Reducing Receiver0 cites
- US11809712utility2023Memory System with Threaded Transaction Support0 cites
- US11809345utility2023Data-buffer Component with Variable-width Data Ranks and Configurable Data-rank Timing0 cites
- US11804277utility2023Error Remapping0 cites
- US11803323utility2023Cascaded Memory System0 cites
- US11803328utility2023Memory with Variable Access Granularity0 cites
- US11803489utility2023Calibration Protocol for Command and Address Bus Voltage Reference in Low-swing Single-ended Signaling0 cites
- US11804250utility2023Memory with Deferred Fractional Row Activation0 cites
- US11804259utility2023Floating Body Dram with Reduced Access Energy0 cites
- US11797227utility2023Memory Controller for Micro-threaded Memory Operations0 cites
- US11790973utility2023Memory Component with Efficient Write Operations0 cites
- US11789662utility2023System and Method of Interfacing Co-processors and Input/output Devices via a Main Memory System0 cites
- US11790962utility2023Strobe Acquisition and Tracking0 cites
- US11792057utility2023Phase Modulated Data Link for Low-swing Wireline Applications0 cites
- US11782476utility2023Circuits and Methods for Sample Timing in Correlated and Uncorrelated Signaling Environments0 cites
- US11782788utility2023Error-correction-detection Coding for Hybrid Memory Module0 cites
- US11783910utility2023Controller to Detect Malfunctioning Address of Memory Device0 cites