- US12602335utility2026Memory Interface with Reduced Energy Transmit Mode0 cites
- US12580674utility2026Flexible Forwarded Clocking Architecture for Dense Wavelength Division Multiplexing Systems0 cites
- US12581591utility2026Circuit System and Method of Manufacturing a Printed Circuit Board0 cites
- US12572706utility2026Cross Domain Voltage Glitch Detection Circuit for Enhancing Chip Security0 cites
- US12573403utility2026Scene-aware Speech Recognition Using Vision-language Models0 cites
- US12562200utility2026Shared Metal Wire Capacitance for Negative Bit-line0 cites
- US12462466utility2025Average Rate Regulator for Parallel Adaptive Sampler0 cites
- US12424846utility2025On Die Current Sink Circuit for Overshoot Mitigation0 cites
- US12406971utility2025Staggered Dual-side Multi-chip Interconnect0 cites
- US12387089utility2025Efficient Neural Network Accelerator Dataflows0 cites
- US12354642utility2025Training and Configuration of Reference Voltage Generators in a Multi-rank Circuit System0 cites
- US12349002utility2025Deep Learning-based Wireless Communication Synchronization Structures0 cites
- US12342448utility2025Three Dimensional Circuit Mounting Structures0 cites
- US12339700utility2025Transient Current-mode Signaling Scheme for On-chip Interconnect Fabrics0 cites
- US12321230utility2025Alias-free Tagged Error Correcting Codes for Machine Memory Operations0 cites
- US12322471utility2025Contention-free Dual-voltage Logic Cell0 cites
- US12255675utility2025Simultaneous Bi-directional Hybrid Transceiver for Single-ended Voltage Mode Signaling0 cites
- US12225665utility2025Circuit System and Method of Manufacturing a Printed Circuit Board0 cites
- US12217151utility2025Layout Parasitics and Device Parameter Prediction Using Graph Neural Networks0 cites
Page 1 of 4Next →