- US12487915utility2025Read Performance from Disaggregated Storage Using Distributed Storage Agents0 cites
- US12436904utility2025Storing Feature Vectors in One or More Memory Processing Units0 cites
- US12405866utility2025High Performance Processor for Low-way and High-latency Memory Instances0 cites
- US12386830utility2025Query Planner0 cites
- US12277076utility2025Error Correction for Computational Memory Modules0 cites
- US12242381utility2025In-memory Zero Value Detection0 cites
- US12242478utility2025Data Analysis Acceleration Architecture0 cites
- US12235841utility2025Inline Data Reduction0 cites
- US12204474utility2025Communications for Computational Memory Modules0 cites
- US12038838utility2024Distributed Processor Memory Chip with Multi-port Processor Subunits0 cites
- US11914487utility2024Memory-based Distributed Processor Architecture0 cites
- US11901026utility2024Partial Refresh0 cites
- US11860782utility2024Compensating for DRAM Activation Penalties0 cites
- US11837305utility2023Memory-based Logic Testing0 cites
- US11817167utility2023Variable Word Length Access0 cites