- US12349371utility2025Vertical Memory Architecture0 cites
- US12349346utility2025Divider and Contact Formation for Memory Cells0 cites
- US12349335utility2025Memory Device Having 2-transistor Vertical Memory Cell and Shared Channel Region0 cites
- US12347731utility2025Semiconductor Components Having Conductive Vias with Aligned Back Side Conductors0 cites
- US12347713utility2025Semiconductor Apparatus with an Alignment Moat0 cites
- US12347515utility2025Circuit for Tracking Access Occurrences0 cites
- US12347503utility2025Machine Learning Assisted Read Verify in a Memory Sub-system0 cites
- US12346790utility2025Methods and Devices for Programming a State Machine Engine0 cites
- US12346748utility2025Determination of Workload Distribution Across Processors in a Memory System0 cites
- US12346614utility2025Dynamic Rain for Zoned Storage Systems0 cites
- US12346609utility2025Latency Reduction of Boot Procedures for Memory Systems0 cites
- US12346603utility2025Interface Read After Write0 cites
- US12346597utility2025Host Initiated Garbage Collection0 cites
- US12346594utility2025Background Memory Scan Block Selection0 cites
- US12346612utility2025Memory Sub-system Command Fencing0 cites
- US12346587utility2025Techniques for Concurrent Host System Access and Data Folding0 cites
- US12346586utility2025Apparatuses and Methods for Shared Row and Column Address Buses0 cites
- US12346584utility2025Read Operations for Mixed Data0 cites
- US12346582utility2025Techniques for Memory System Rebuild0 cites