- US12353754utility2025Techniques for Enhanced Read Performance on Repurposed Blocks of Memory Cells0 cites
- US12353723utility2025Low-power Boot-up for Memory Systems0 cites
- US12353725utility2025Verification of a Volatile Memory Using a Unique Identifier0 cites
- US12353753utility2025Diagonal Page Mapping in Memory Systems0 cites
- US12353285utility2025Fast Failure Recovery of Applications0 cites
- US12353735utility2025Memory Sub-system Dynamic QOS Pool0 cites
- US12355429utility2025Digital Switching Activity Sensing0 cites
- US12355167utility2025Connection Designs for Memory Systems0 cites
- US12354912utility2025Plasma-doped Trenches for Memory0 cites
- US12354707utility2025Word Line Structures for Three-dimensional Memory Arrays0 cites
- US12354692utility2025Error Detection, Correction, and Media Management on a Dram Device0 cites
- US12354691utility2025Indicating Valid Memory Access Operations0 cites
- US12354686utility2025Test Circuit Using Clock Signals Having Mutually Different Frequency0 cites
- US12354684utility2025Managing an Adaptive Data Path Selection Threshold for a Memory Sub-system0 cites
- US12354670utility2025Dynamic Adjustment of Offset Voltages for Reading Memory Cells in a Memory Device0 cites
- US12354669utility2025Discharge Circuits0 cites