- US12394750utility2025Semiconductor Assemblies with Redistribution Structures for Die Stack Signal Routing0 cites
- US12394740utility2025Solder Based Hybrid Bonding for Fine Pitch and Thin BLT Interconnection0 cites
- US12394712utility2025Support Structures for Three Dimensional Memory Arrays0 cites
- US12394661utility2025Shallow Trench Isolation Spacers0 cites
- US12394501utility2025Apparatus with Adjustable Diagnostic Mechanism and Methods for Operating the Same0 cites
- US12394495utility2025Adaptive Integrity Scan in a Memory Sub-system0 cites
- US12394481utility2025Electronic Devices Including Support Pillars in Slot Regions, and Related Memory Devices, Systems, and Methods0 cites
- US12394468utility2025Row Hammer Mitigation Using Hierarchical Detectors0 cites
- US12394456utility2025Apparatuses and Methods Including Dice Latches in a Semiconductor Device0 cites
- US12394450utility2025Integrated Assemblies Having Shield Lines Between Neighboring Transistor Active Regions0 cites
- US12393524utility2025Address Scrambling by Linear Maps in Galois Fields0 cites
- US12393510utility2025Namespace Management for Memory Sub-systems0 cites
- US12393428utility2025Self-scheduling Threads in a Processor Based on a Threshold Associated with Pipeline Stages0 cites
- US12393363utility2025Voltage Bin Calibration Based on a Voltage Distribution Reference Voltage0 cites
- US12393361utility2025Memory Device Region Allocation Using Lifetime Hints0 cites
- US12393355utility2025Combined Memory Module Logic Devices for Reduced Cost and Improved Functionality0 cites
- US12393354utility2025Data Masking for Memory0 cites
- US12393352utility2025Authenticated Modification of Memory System Data0 cites
- US12395349utility2025Secure Replaceable Verification Key Architecture in a Memory Sub-system0 cites