- US12613774utility2026Apparatuses and Methods for Shared Codeword in 2-pass Access Operations0 cites
- US12613763utility2026Classifying an Area as Hazardous or Non-hazardous Based on an Operation of a Semiconductor Device0 cites
- US12613767utility2026Parking Threads in Barrel Processor for Managing Hazard Clearing0 cites
- US12614596utility2026Enhanced Combination Scan Management for Block Families of a Memory Device0 cites
- US12616016utility2026Semiconductor Device Having Contact Plug0 cites
- US12613654utility2026Aggregating Log Data to a Redundant Die of a Memory Sub-system0 cites
- US12615821utility2026Memory Array and Method Used in Forming a Memory Array Comprising Strings of Memory Cells0 cites
- USRE050874reissue2026Memory Arrays0 cites
- US12608060utility2026Power Management and Delivery for High Bandwidth Memory0 cites
- US12608133utility2026Effective Storage Allocation for Sequentially-written Memory Devices0 cites
- US12608138utility2026Refreshing a Memory Block on Power Up Based on an Age And/or Temperature Condition0 cites
- US12608150utility2026Temperature Controlled Zone Creation and Allocation0 cites
- US12608163utility2026Techniques for Managed NAND Translation with Embedded Memory Systems0 cites
- US12608267utility2026Learned Temperature Compensation0 cites
- US12608270utility2026Apparatuses and Methods to Perform Data Swapping on a Host0 cites
- US12608273utility2026RAS Triggers L2P Table Movement in CXL Devices with Compression0 cites
- US12608275utility2026Multi-layer Code Rate Architecture for Copyback Between Partitions with Different Code Rates0 cites
- US12608276utility2026Memory Fault Tolerance Using Raid0 cites
- US12608310utility2026Logical to Physical (L2P) Address Mapping with Fast L2P Table Load Times0 cites
- US12608314utility2026Bank Mapping for Memory0 cites