- US12487949utility2025Dynamically Adjusting Data Read Size0 cites
- US12487948utility2025Memory Die Interconnections to Physical Layer Interfaces0 cites
- US12487940utility2025Configurable Logic Block Networks and Managing Coherent Memory in the Same0 cites
- US12487929utility2025High Bandwidth Gather Cache0 cites
- US12487921utility2025Enhanced Memory Log Management0 cites
- US12487916utility2025Read and Write Address Translation Using Reserved Memory Pages for Multi-page Translation Units0 cites
- US12487883utility2025Critical Data Management Within a Memory System0 cites
- US12487779utility2025Memory Device Operations for Unaligned Write Operations0 cites
- US12487764utility2025Apparatus with Memory Block Management and Methods for Operating the Same0 cites
- US12487758utility2025Error Decoding with Soft Redundant Array of Independent NAND (RAIN)0 cites
- US12487752utility2025Multi-stage Erase Operation of Memory Cells in a Memory Sub-system0 cites
- US12487745utility2025Suspending Operations of a Memory System0 cites
- US12488839utility2025Search for an Optimized Read Voltage0 cites
- US12488471utility2025Identifying Data in a Number of Images to Transform with Identification of a Blank and Colored Portions0 cites
- US12484290utility2025Active Area Salicidation for NMOS and PMOS Devices0 cites
- US12484208utility2025Memory Device Having Tiers of 2-transistor Memory Cells and Charge Storage Structure Having Multiple Portions0 cites
- US12482752utility2025Memory Circuitry and Method Used in Forming Memory Circuitry0 cites
- US12482530utility2025Tracking and Refreshing State Metrics in Memory Sub-systems0 cites