Patents/Assignees

Micron Technology, Inc.

5,847 patents in portfolio

US11672128utility2023
Methods of Incorporating Leaker Devices Into Capacitor Configurations to Reduce Cell Disturb, and Capacitor Configurations Incorporating Leaker Devices
0 cites
US11672120utility2023
Integrated Assemblies Having Charge-trapping Material Arranged in Vertically-spaced Segments, and Methods of Forming Integrated Assemblies
0 cites
US11672118utility2023
Electronic Devices Comprising Adjoining Oxide Materials and Related Systems
0 cites
US11671291utility2023
Mixing Coefficient Data Specific to a Processing Mode Selection Using Layers of Multiplication/accumulation Units for Wireless Communication
0 cites
US11670738utility2023
Solid-state Radiation Transducer Devices Having at Least Partially Transparent Buried-contact Elements, and Associated Systems and Methods
0 cites
US11670707utility2023
Integrated Assemblies and Methods of Forming Integrated Assemblies
0 cites
US11670612utility2023
Method for Solder Bridging Elimination for Bulk Solder C2S Interconnects
0 cites
US11670578utility2023
Ball Grid Arrays and Associated Apparatuses and Systems
0 cites
US11670397utility2023
Output Impedance Calibration, and Related Devices, Systems, and Methods
0 cites
US11670396utility2023
Determine Bit Error Count Based on Signal and Noise Characteristics Centered at an Optimized Read Voltage
0 cites
US11670395utility2023
Peak Power Management Self-check
0 cites
US11670381utility2023
Read Voltage Calibration Based on Host IO Operations
0 cites
US11670379utility2023
Sense Line Structures in Capacitive Sense NAND Memory
0 cites
US11670346utility2023
Memory Cell Programming Including Applying Programming Pulses of Different Pulse Widths to Different Access Lines
0 cites
US11670375utility2023
Memory with Improved Cross Temperature Reliability and Read Performance
0 cites
US11670374utility2023
Memory Device Including Initial Charging Phase for Double Sense Operation
0 cites
US11670372utility2023
Pre-boosting Scheme During a Program Operation in a Memory Sub-system
0 cites
US11670370utility2023
3D Memory Device Including Shared Select Gate Connections Between Memory Blocks
0 cites
US11670368utility2023
Methods and Systems for Accessing Memory Cells
0 cites
US11670367utility2023
Two Memory Cells Sensed to Determine One Data Value
0 cites

← PreviousPage 249 of 293Next →