- US12504920utility2025Metadata Communication by a Memory Device0 cites
- US12505899utility2025Power Loss Error Detection Using Partial Block Handling0 cites
- US12505897utility2025Program Refresh with Gate-induced Drain Leakage0 cites
- US12505894utility2025Select Gate Maintenance with Adaptive Scan Frequency in a Memory Sub-system0 cites
- US12505888utility2025Memory Device Producing Metadata Characterizing Applied Read Voltage Level with Respect to Voltage Distributions0 cites
- US12505883utility2025Pre-read Operation for Multi-pass Programming of Memory Devices0 cites
- US12505875utility2025Data Input Buffer with a Branched DFE Reset Path0 cites
- US12505874utility2025Multiple Diode Reference Readout Circuitry of a Degradation Sensing Circuit0 cites
- US12505872utility2025Apparatuses and Methods for Generating Clock Signals0 cites
- US12505649utility2025Object Detection with a Deep Learning Accelerator of Artificial Neural Networks0 cites
- US12505259utility2025Managing Encryption Keys per Logical Block on a Persistent Memory Device0 cites
- US12505069utility2025Registers in a Vector Processor That Store Addresses for Accessing Vectors0 cites
- US12505032utility2025Signal Timing for a Memory Device with a Die Having Multiple Pseudo Channels per Channel0 cites
- US12504915utility2025Performing Memory Access Operations Based on Quad-level Cell to Single-level Cell Mapping Table0 cites
- US12504896utility2025Media Scan Method to Reduce Active Idle Power of Memory Devices0 cites
- US12504923utility2025Identifying Memory Hotspots0 cites
- US12504927utility2025Internal Log Management in Memory Systems0 cites
- US12504886utility2025Self-optimizing Corrective Read Offsets with Lateral Charge Migration Proxies0 cites
- US12504881utility2025Rate Adjustments for a Memory Interface0 cites
- US12504924utility2025Techniques for Efficiently Handling Misaligned Sequential Reads0 cites