Patents/Assignees

Micron Technology, Inc.

5,847 patents in portfolio

US11783044utility2023
Endpoint Authentication Based on Boot-time Binding of Multiple Components
0 cites
US11783287utility2023
Methods and Apparatuses for Determining Real-time Location Information of RFID Devices
0 cites
US11783595utility2023
Autonomous Vehicle Object Detection
0 cites
US11783872utility2023
Apparatuses and Methods for Performing Operations Using Sense Amplifiers and Intermediary Circuitry
0 cites
US11783876utility2023
Multi-port Storage-class Memory Interface
0 cites
US11783883utility2023
Burst Mode for Self-refresh
0 cites
US11783885utility2023
Interactive Memory Self-refresh Control
0 cites
US11783887utility2023
Edge Memory Array Mats with Sense Amplifiers
0 cites
US11783902utility2023
Multi-state Programming of Memory Cells
0 cites
US11783886utility2023
Semiconductor Device Capable of Switching Operation Voltage
0 cites
US11783897utility2023
Memory Cells for Storing Operational Data
0 cites
US11783901utility2023
Multi-tier Threshold Voltage Offset Bin Calibration
0 cites
US11784077utility2023
Wafer Overlay Marks, Overlay Measurement Systems, and Related Methods
0 cites
US11784827utility2023
In-memory Signing of Messages with a Personal Identifier
0 cites
US11785762utility2023
Memory Circuitry and Method Used in Forming Memory Circuitry
0 cites
US11783909utility2023
Systems and Methods for Power Savings in Row Repaired Memory
0 cites
US11782854utility2023
Cache Architecture for a Storage Device
0 cites
US11785787utility2023
3D Vertical Nand Memory Device Including Multiple Select Lines and Control Lines Having Different Vertical Spacing
0 cites
US11782710utility2023
Execution or Write Mask Generation for Data Selection in a Multi-threaded, Self-scheduling Reconfigurable Computing Fabric
0 cites
US11778837utility2023
Memory with Optimized Resistive Layers
0 cites

← PreviousPage 203 of 293Next →