- US11830536utility2023Self-referencing Memory Device0 cites
- US11830545utility2023Data Programming Techniques to Store Multiple Bits of Data per Memory Cell with High Reliability0 cites
- US11830548utility2023Systems and Methods for Stabilizing Cell Threshold Voltage0 cites
- US11830563utility2023JTAG Based Architecture Allowing Multi-core Operation0 cites
- US11830565utility2023Semiconductor Device Performing Loop-back Test Operation0 cites
- US11830570utility2023Input/output Line Sharing for Memory Arrays0 cites
- US11830574utility2023Dual-port, Dual-function Memory Device0 cites
- US11830767utility2023Data Lines in Three-dimensional Memory Devices0 cites
- US11830815utility2023Microelectronic Devices Including Stair Step Structures, and Related Electronic Systems and Methods0 cites
- US11830816utility2023Reduced Resistivity for Access Lines in a Memory Array0 cites
- US11831449utility2023Apparatuses and Methods to Change Information Values0 cites
- US11831543utility2023Flow Control for a Multiple Flow Control Unit Interface0 cites
- US11832433utility2023Array and Peripheral Area Masking0 cites
- US11823731utility2023Semiconductor Device Protection Circuits, and Associated Methods, Devices, and Systems0 cites
- US11822796utility2023Media Management on Power-up0 cites
- US11822790utility2023Cache Line Data0 cites
- US11824441utility2023Multi-mode Voltage Pump and Control0 cites
- US11823722utility2023Determining Voltage Offsets for Memory Read Operations0 cites
- US11824010utility2023Interposers for Microelectronic Devices0 cites