- US11875858utility2024Memory True Erase with Pulse Steps to Facilitate Erase Suspend0 cites
- US11875846utility2024Optimization of Soft Bit Windows Based on Signal and Noise Characteristics of Memory Cells0 cites
- US11875868utility2024Quick Reliability Scan for Memory Device0 cites
- US11869606utility2024NAND Data Placement Schema0 cites
- US11870616utility2024Postamble for Multi-level Signal Modulation0 cites
- US11870779utility2024Validating an Electronic Control Unit of a Vehicle0 cites
- US11870918utility2024Security Descriptor Generation0 cites
- US11870461utility2024Failure-tolerant Error Correction Layout for Memory Sub-systems0 cites
- US11871575utility2024Electronic Devices Including Pillars in Array Regions and Non-array Regions0 cites
- US11871589utility2024Memory Device Having 2-transistor Memory Cell and Access Line Plate0 cites
- US11869826utility2024Management of Heat on a Semiconductor Device and Methods for Producing the Same0 cites
- US11869809utility2024Semiconductor Components Having Conductive Vias with Aligned Back Side Conductors0 cites
- US11869804utility2024Methods of Cooling Semiconductor Devices0 cites
- US11870513utility2024Neuron Calculator for Artificial Neural Networks0 cites
- US11869803utility2024Single Crystalline Silicon Stack Formation and Bonding to a CMOS Wafer0 cites
- US11867726utility2024Methods for Triggering Oscilloscopes and Oscilloscopes Employing the Same0 cites
- US11868163utility2024Efficient Loop Execution for a Multi-threaded, Self-scheduling Reconfigurable Computing Fabric0 cites