Patents/Assignees

Micron Technology, Inc.

5,847 patents in portfolio

US11886736utility2024
Memory Access Threshold Based Memory Management
0 cites
US11886331utility2024
Memory Sub-system Codeword Addressing
0 cites
US11886336utility2024
Managing Workload of Programming Sets of Pages to Memory Device
0 cites
US11886338utility2024
Forwarding Code Word Address
0 cites
US11889772utility2024
Methods for Forming Memory Devices, and Associated Devices and Systems
0 cites
US11889696utility2024
Memory Arrays Comprising Strings of Memory Cells and Methods Used in Forming a Memory Array Comprising Strings of Memory Cells
0 cites
US11889695utility2024
Device, a Method Used in Forming a Circuit Structure, a Method Used in Forming an Array of Elevationally-extending Transistors and a Circuit Structure Adjacent Thereto
0 cites
US11889691utility2024
Integrated Assemblies and Methods of Forming Integrated Assemblies
0 cites
US11889687utility2024
Integrated Circuit Structures Comprising an Isolation Structure with Different Depths
0 cites
US11889683utility2024
Memory Arrays Comprising Strings of Memory Cells and Methods Used in Forming a Memory Array Comprising Strings of Memory Cells
0 cites
US11889680utility2024
Integrated Assemblies and Methods of Forming Integrated Assemblies
0 cites
US11888318utility2024
Transient Load Management for a System-on-chip Meeting an Activity Threshold
0 cites
US11888068utility2024
Integrated Transistors Having Gate Material Passing Through a Pillar of Semiconductor Material, and Methods of Forming Integrated Transistors
0 cites
US11888019utility2024
Ferroelectric Devices
0 cites
US11887970utility2024
Stacked Microfeature Devices and Associated Methods
0 cites
US11887938utility2024
Semiconductor Device Assemblies with Conductive Underfill Dams for Grounding EMI Shields and Methods for Making the Same
0 cites
US11887920utility2024
Redistribution Layers Including Reinforcement Structures and Related Semiconductor Device Packages, Systems and Methods
0 cites
US11887690utility2024
Signal Development Circuitry Layouts in a Memory Device
0 cites
US11887689utility2024
Techniques for Precharging a Memory Cell
0 cites
US11887687utility2024
Read Operations for a Memory Array and Register
0 cites

← PreviousPage 172 of 293Next →