- US12562739utility2026Power-on Control Circuit and Integrated Circuit Having Multiple Power Domains0 cites
- US12542564utility2026Configurable Voltage Regulator Circuit and Transmitter Circuit0 cites
- US12341522utility2025Triple-path Clock and Data Recovery Circuit, Oscillator Circuit and Method for Clock and Data Recovery0 cites
- US12293785utility2025Circuit Module with Reliable Margin Configuration0 cites
- US12273115utility2025Dual Mode Phase-locked Loop Circuit, Oscillator Circuit, and Control Method of Oscillator Circuit0 cites
- US12244282utility2025Impedance Calibration Circuit and Method0 cites
- US12229064utility2025Integrated Circuit Having Lanes Interchangeable Between Clock and Data Lanes in Clock Forward Interface Receiver0 cites
- US12205635utility2025Memory Module with Improved Timing Adaptivity of Sensing Amplification0 cites
- US12174648utility2024Power Management Circuit and Method for Integrated Circuit Having Multiple Power Domains0 cites
- US12080368utility2024Circuit Module with Improved Line Load0 cites
- US12081231utility2024Configurable Voltage Regulator Circuit and Transmitter Circuit0 cites
- US11984899utility2024Dual Mode Phase-locked Loop Circuit, Oscillator Circuit, and Control Method of Oscillator Circuit0 cites
- US11962308utility2024Successive-approximation Register Analog-to-digital Converter Circuit and Operating Method Thereof0 cites
- US11935581utility2024Circuit Module with Reliable Margin Configuration0 cites
- US11936388utility2024Triple-path Clock and Data Recovery Circuit, Oscillator Circuit and Method for Clock and Data Recovery0 cites
- US11831285utility2023Load Circuit of Amplifier and Driver Circuit for Supporting Multiple Interface Standards0 cites
- US11799492utility2023Configurable Voltage Regulator Circuit and Transmitter Circuit0 cites
- US11742000utility2023Circuit Module with Improved Line Load0 cites
- US11736109utility2023Successive-approximation Register Analog-to-digital Converter Circuit and Operating Method Thereof0 cites
- US11609872utility2023Integrated Circuit Having Lanes Interchangeable Between Clock and Data Lanes in Clock Forward Interface Receiver0 cites
Page 1 of 2Next →