- US12155383utility2024Reset Mechanism for an Adder or a Multiplier Having Paraelectric Material0 cites
- US12147941utility2024Iterative Monetization of Precursor in Process Development of Non-linear Polar Material and Devices0 cites
- US12147747utility2024Area Oriented Logic Synthesis0 cites
- US12142310utility2024Method of Fabricating Pedestal Based Memory Devices Using Pocket Integration0 cites
- US12137574utility2024Integration of Ferroelectric Memory Devices Having Stacked Electrodes with Transistors0 cites
- US12126339utility2024Apparatus with Selectable Majority Gate and Combinational Logic Gate Outputs0 cites
- US12118327utility2024Ripple Carry Adder with Inverted Ferroelectric or Paraelectric Based Adders0 cites
- US12118330utility2024Low Power Multiplier with Non-linear Polar Material Based Reset Mechanism with Sequential Reset0 cites
- US12113097utility2024Ferroelectric Capacitor Integrated with Logic0 cites
- US12108607utility2024Devices with Continuous Electrode Plate and Methods of Fabrication0 cites
- US12108608utility2024Memory Devices with Dual Encapsulation Layers and Methods of Fabrication0 cites
- US12108609utility2024Memory Bit-cell with Stacked and Folded Planar Capacitors0 cites
- US12107579utility2024Method for Conditioning Majority or Minority Gate0 cites
- US12094511utility2024Write Disturb Mitigation for Column Multiplexed Non-linear Polar Material Based Multi-capacitor Bit-cell0 cites
- US12094923utility2024Rapid Thermal Annealing (RTA) Methodologies for Integration of Perovskite-material Based Memory Devices0 cites
- US12087730utility2024Multi-input Threshold Gate Having Stacked and Folded Planar Capacitors with and Without Offset0 cites
- US12088297utility2024Majority Gate Based Low Power Ferroelectric Based Adder with Reset Mechanism0 cites
- US12079475utility2024Ferroelectric Memory Chiplet in a Multi-dimensional Packaging0 cites