- US12206531utility2025Methods and Systems for High Bandwidth Communications Interface0 cites
- US12136996utility2024Method and Apparatus for Low Power Chip-to-chip Communications with Constrained ISI Ratio0 cites
- US12057973utility2024Low Power Chip-to-chip Bidirectional Communications0 cites
- US12057976utility2024Vector Signaling Code with Improved Noise Margin0 cites
- US12034447utility2024Low Latency Combined Clock Data Recovery Logic Network and Charge Pump Circuit0 cites
- US12003354utility2024Clock Data Recovery with Decision Feedback Equalization0 cites
- US11894926utility2024Interleaved Forward Error Correction Over Multiple Transport Channels0 cites
- US11894961utility2024Synchronously-switched Multi-input Demodulating Comparator0 cites
- US11863358utility2024High Speed Communications System0 cites
- US11803230utility2023Dynamic Voltage Scaling in Hierarchical Multitier Regulator Supply0 cites
- US11804845utility2023Multi-modal Data-driven Clock Recovery Circuit0 cites
- US11804855utility2023Pipelined Forward Error Correction for Vector Signaling Code Channel0 cites
- US11784782utility2023Method for Measuring and Correcting Multi-wire Skew0 cites
- US11777475utility2023Multiple Adjacent Slicewise Layout of Voltage-controlled Oscillator0 cites
- US11716190utility2023Skew Detection and Correction for Orthogonal Differential Vector Signaling Codes0 cites
- US11716226utility2023Multilevel Driver for High Speed Chip-to-chip Communications0 cites
- US11716227utility2023Vector Signaling Code with Improved Noise Margin0 cites
- US11683113utility2023Method and Apparatus for Low Power Chip-to-chip Communications with Constrained ISI Ratio0 cites
- US11675732utility2023Multiphase Data Receiver with Distributed DFE0 cites
Page 1 of 2Next →