- US12580018utility2026Additional Silicide Layer on Top of Staircase for 3D NAND WL Contact Connection0 cites
- US12573454utility2026Power Efficient Array Discharge for Program Boosting0 cites
- US12568618utility2026Selective Etch Stop for Wordline Contacts in Vertical 3D NAND Staircase Regions0 cites
- US12563725utility2026Parallel Staircase 3D NAND0 cites
- US12564010utility2026Chuck with Non-flat Shaped Surface0 cites
- US12542187utility2026Apparatus and Method to Improve Read Window Budget in a Three Dimensional NAND Memory0 cites
- US12531110utility2026Synchronous Independent Plane Read Operation0 cites
- US12512407utility2025Stitching to Enable Dense Interconnect Arrangements0 cites
- US12500122utility2025Interdeck Layers and Pillar Alignment0 cites
- US12488817utility2025Enhanced IO Interface for Plc Program and Program-suspend-resume Operations0 cites
- US12488819utility2025Dummy Wordline Contacts to Improve Etch Margin of Semi-isolated Wordlines in Staircase Structures0 cites
- US12484225utility2025Metal Hybrid Charge Storage Structure for Memory0 cites
- US12467974utility2025Diagnostic Ring Oscillator Circuit for DC and Transient Characterization0 cites
- US12468484utility2025Express Status Operation for Storage Devices with Independent Planes and Plane Groups0 cites
- US12461654utility2025Method of Detecting Read Hotness and Degree of Randomness in Solid-state Drives (SSDS)0 cites
- US12432922utility2025Method and Apparatus to Mitigate Word Line Staircase Etch Stop Layer Thickness Variations in 3D NAND Devices0 cites
- US12424483utility20253D NAND with Inter-wordline Airgap0 cites
- US12393367utility2025Lean Command Sequence for Multi-plane Read Operations0 cites
- US12394492utility2025Memory Cell Sensing Circuit with Adjusted Bias from Pre-boost Operation0 cites
- US12394497utility2025Efficient Bitline Stabilization for Program Inhibit in NAND Arrays0 cites
Page 1 of 2Next →