- US12349420utility2025Device, Method and System to Provide a Stressed Channel of a Transistor0 cites
- US12349411utility2025Gate-all-around Integrated Circuit Structures Having Dual Nanoribbon Channel Structures0 cites
- US12349416utility2025Transistor Structures with a Metal Oxide Contact Buffer and a Method of Fabricating the Transistor Structures0 cites
- US12349394utility2025Dielectric Isolation Layer Between a Nanowire Transistor and a Substrate0 cites
- US12349316utility2025Thermal Conduction Band for Improved Mobile Computing Device Performance0 cites
- US12349303utility2025Low Force Liquid Metal Interconnect Solutions0 cites
- US12349276utility2025Co-planar Interconnection Mechanisms for Circuit Boards0 cites
- US12349274utility2025Low Profile SODIMM (small Outline Dual Inline Memory Module)0 cites
- US12349282utility2025Capacitors in Through Glass Vias0 cites
- US12349180utility2025Full Duplex Communications in Wireless Networks0 cites
- US12347818utility2025Logic Die in a Multi-chip Package Having a Configurable Physical Interface to On-package Memory0 cites
- US12347807utility2025Inorganic Fill Material for Stacked Die Assembly0 cites
- US12347796utility2025Semiconductor Dies and Devices with a Coil for Inductive Coupling0 cites
- US12347788utility2025Glass Substrates Having Signal Shielding for Use with Semiconductor Packages and Related Methods0 cites
- US12347782utility2025Microelectronic Assemblies with Direct Attach to Circuit Boards0 cites
- US12347507utility2025Method and Apparatus for Memory Chip Row Hammer Threat Backpressure Signal and Host Side Response0 cites
- US12347783utility2025Interconnect Architecture with Silicon Interposer and EMIB0 cites
- US12347169utility2025Autonomous Vehicle Perception Multimodal Sensor Data Management0 cites
- US12346798utility2025Dynamic Precision for Neural Network Compute Operations0 cites