- US12615209utility2026Inter-chiplet Routing of Transactions Across Multi-heterogeneous Chiplets Using Hierarchical Addressing0 cites
- US12616012utility2026Stacked Random Access Memory Devices with Multilayer Continuous Vias0 cites
- US12614586utility2026Variation Tolerant Reconfigurable Replica Bitline Circuits0 cites
- US12613642utility2026Adaptive RAS Platform Based on Correlative Prediction0 cites
- USD1123922design2026Computer with Foldable Display0 cites
- US12616042utility2026Microelectronic Assemblies with Anchor Layer Around a Bridge Die0 cites
- US12613701utility2026Apparatus and Method for Vector Packed Concatenate and Shift of Specific Portions of Quadwords0 cites
- US12607656utility2026Voltage Droop Detection and Frequency Recovery0 cites
- US12607809utility2026Optical Waveguide Edge Coupling Within a Substrate0 cites
- US12608002utility2026Computational Task Offloading0 cites
- US12608050utility2026Deployable Feet and Hinge Gaskets for Electronic Devices0 cites
- US12608059utility2026Liquid Cooling Systems and Coolers for Electronic Devices0 cites
- US12608070utility2026Constructing Hierarchical Clock Gating Architectures via Rewriting0 cites
- US12608143utility2026Power Limits for Virtual Partitions in a Processor0 cites
- US12608175utility2026BFLOAT16 Square Root And/or Reciprocal Square Root Instructions0 cites
- US12608199utility2026Instruction Set Architecture Support for a Load Global Pointer Instruction0 cites
- US12608201utility2026Systems, Apparatuses, and Methods for Addition of Partial Products0 cites
- US12608202utility2026Floating-point Scalar Comparison with Enhanced Flags0 cites
- US12608243utility2026Dynamic Load Balancing in Network Interface Cards for Optimal System Level Performance0 cites