- US8347152utility2013Link Performance Abstraction for ML Receivers Based on RBIR Metrics0 cites
- US8347127utility2013Automatic Dynamic Processor Operating Voltage Control0 cites
- US8344418utility2013Materials for Interfacing High-k Dielectric Layers with III-V Semiconductors0 cites
- US8347119utility2013System and Method for Processor Utilization Adjustment to Improve Deep C-state Use0 cites
- US8344452utility2013Metal Gate Transistors with Raised Source and Drain Regions Formed on Heavily Doped Substrate0 cites
- US8347072utility2013Method and Apparatus for Secure Execution Using a Secure Memory Partition0 cites
- US8347066utility2013Replay Instruction Morphing0 cites
- US8347063utility2013Method and System for Device Address Translation for Virtualization0 cites
- US8347038utility2013Optimizing Memory Copy Routine Selection for Message Passing in a Multicore Architecture0 cites
- US8347035utility2013Posting Weakly Ordered Transactions0 cites
- US8345472utility2013Three-terminal Ovonic Threshold Switch as a Current Driver in a Phase Change Memory0 cites
- US8345491utility2013Memory Cell Write0 cites
- US8346999utility2013Dynamic Receive Queue Balancing with High and Low Thresholds0 cites
- US8346969utility2013Scalable Network Apparatus for Content Based Switching or Validation Acceleration0 cites
← PreviousPage 338 of 338