- US12056788utility2024Compute Optimization Mechanism0 cites
- US12056786utility2024Apparatus and Method for Graphics Virtualization with Late Synchronization0 cites
- US12056789utility2024Disaggregation of System-on-chip (SOC) Architecture0 cites
- US12056842utility2024Hemisphere Cube Map Projection Format in Imaging Environments0 cites
- US12056906utility2024Compression of Machine Learning Models Utilizing Pseudo-labeled Data Training0 cites
- US12057090utility2024Frame Pacing for Improved Experiences in 3D Applications0 cites
- US12057252utility2024Electronic Substrates Having Embedded Inductors0 cites
- US12057364utility2024Package Formation Methods Including Coupling a Molded Routing Layer to an Integrated Routing Layer0 cites
- US12057369utility2024Enhanced Base Die Heat Path Using Through-silicon Vias0 cites
- US12057370utility2024Vacuum Modulated Two Phase Cooling Loop Efficiency and Parallelism Enhancement0 cites
- US12057386utility2024Embedded Three-dimensional Electrode Capacitor0 cites
- US12057388utility2024Integrated Circuit Structures Having Linerless Self-forming Barriers0 cites
- US12057402utility2024Direct Bonding in Microelectronic Assemblies0 cites
- US12057411utility2024Stress Relief Die Implementation0 cites
- US12057413utility2024Package Design Scheme for Enabling High-speed Low-loss Signaling and Mitigation of Manufacturing Risk and Cost0 cites
- US12057491utility2024Self-aligned Gate Endcap (SAGE) Architectures with Gate-all-around Devices Above Insulator Substrates0 cites
- US12057492utility2024Gate Cut and Fin Trim Isolation for Advanced Integrated Circuit Structure Fabrication0 cites
- US12057494utility2024Stacked Transistors0 cites
- US12057836utility2024Logic Fabric Based on Microsector Infrastructure0 cites