- US12599050utility2026Multi-level Die Coupled with a Substrate0 cites
- US12599007utility2026Composite IC Die Package Including an Electro-thermo-mechanical Die (ETMD) with Through Substrate Vias0 cites
- US12599010utility2026Microelectronic Packages with Embedded Interposers0 cites
- US12599013utility2026Semiconductor Packages for Stacked Memory-on-package (SMOP) and Methods of Manufacturing the Same0 cites
- US12599033utility2026Quasi-monolithic Integrated Packaging Architecture with Mid-die Serializer/deserializer0 cites
- US12597961utility2026Circuit Redundancy and Wear Balancing to Improve Circuit Lifetime0 cites
- US12597463utility2026Techniques to Map and Access Column Read Enabled Memory0 cites
- US12599032utility2026Bilayer Memory Stacking with Lines Shared Between Bottom and Top Memory Layers0 cites
- US12591092utility2026Covered Cavity for a Photonic Integrated Circuit (PIC)0 cites
- US12591515utility2026Reducing Memory Power Usage in Far Memory0 cites
- US12593182utility2026Communication Device and Hearing Aid System0 cites
- US12593247utility2026Dynamic Traffic Management for Multi-access Management Services0 cites
- US12593301utility2026A1 Enrichment Information for User Equipment (UE) Physical Positioning Information0 cites
- US12593471utility2026Voltage Contrast Structure for Trench Connectors0 cites
- US12593486utility2026Dual Contact Process with Selective Deposition0 cites
- US12593620utility2026Technologies for Scalable Spin Qubit Readout0 cites
- US12593695utility2026Structure and Process for Warpage Reduction0 cites
- US12592743utility2026Broadband Channel Improvement Network0 cites
- US12592508utility2026Wave Spring-based Interconnect Probes0 cites