- US12067681utility2024Scalable Parallel Tessellation0 cites
- US12061233utility2024Method and Circuit for Performing Error Detection on a Clock Gated Register Signal0 cites
- US12061972utility2024Hardware Implementation of a Neural Network0 cites
- US12056600utility2024Histogram-based Per-layer Data Format Selection for Hardware Implementation of Deep Neural Network0 cites
- US12056499utility2024Hypervisor Removal0 cites
- US12050986utility2024Neural Network Architecture Using Convolution Engines0 cites
- US12051158utility2024Tessellation Hardware Subdivision of Patches Into Sub-patches0 cites
- US12051159utility2024Method and Apparatus for Rendering a Computer Generated Image0 cites
- US12050849utility2024Livelock Detection in a Hardware Design Using Formal Evaluation Logic0 cites
- US12039667utility2024Accessing Primitive Data Using Tessellated Primitive ID0 cites
- US12039643utility2024Tile-based Scheduling Using Per-tile Hash Values0 cites
- US12034934utility2024Guaranteed Data Compression0 cites
- US12032886utility2024Verifying a Hardware Design for a Multi-stage Component0 cites
- US12033236utility2024Detecting Error in Safety-critical GPU by Monitoring for Response to an Instruction0 cites
- US12026855utility2024Rendering an Image of a 3-D Scene0 cites
- US12026819utility2024Anisotropic Texture Filtering Using Weights of an Anisotropic Filter That Minimize a Cost Function0 cites
- US12026820utility2024Texture Address Generation Using Fragment Pair Differences0 cites
- US12026828utility2024Post-tessellation Blending in a GPU Pipeline0 cites
- US12020366utility2024Anisotropic Texture Filtering by Combining Isotropic Filtering Results at Each of a Plurality of Sampling Points0 cites