- US12273268utility2025Computer System Having a Chip Configured for Memory Attachment and Routing0 cites
- US12273432utility2025Generation Number for Handling Resets0 cites
- US12248429utility2025Network Computer with Two Embedded Rings0 cites
- US12242860utility2025Reset of a Multi-node System0 cites
- US12164637utility2024Hardware Autoloader0 cites
- US12140629utility2024Scan Testing in a Processor0 cites
- US12143244utility2024Gateway Fabric Ports0 cites
- US12124699utility2024Processing Device for Handling Misaligned Data0 cites
- US12124892utility2024Global Event Aggregation0 cites
- US12112164utility2024Machine Code Instruction0 cites
- US12073262utility2024Barrier Synchronization Between Host and Accelerator Over Network0 cites
- US12056539utility2024Update of Model Parameters in a Parallel Processing System0 cites
- US12047486utility2024Block Cipher Encryption Pipeline0 cites
- US12032021utility2024Method of Testing a Stacked Integrated Circuit Device0 cites
- US12019527utility2024Processor Repair0 cites
- US12013781utility2024Processing Device Using Variable Stride Pattern0 cites
- US12001263utility2024Controlling a Processor Clock0 cites
- US11940940utility2024External Exchange Connectivity0 cites
- US11928523utility2024Synchronisation for a Multi-tile Processing Unit0 cites