Patents/Assignees

CHANGXIN MEMORY TECHNOLOGIES, Inc.

1,639 patents in portfolio

US12136553utility2024
Opening Structure and Forming Method Thereof, Contact Plug Structure and Forming Method Thereof
0 cites
US12135045utility2024
Gas Circulation Apparatus, Gas Circulation Method, Pneumatic Apparatus, and Semiconductor Device
0 cites
US12137550utility2024
Semiconductor Structure with a First Lower Electrode Layer and a Second Lower Electrode Layer and Method for Manufacturing Same
0 cites
US12129858utility2024
Liquid Suck-back System and Liquid Suck-back Method
0 cites
US12131059utility2024
Data Writing Circuit, Data Writing Method, and Memory
0 cites
US12133376utility2024
Method for Manufacturing Semiconductor Structure
0 cites
US12132479utility2024
Impedance Calibration Circuit, Impedance Calibration Method, and Memory
0 cites
US12133375utility2024
Semiconductor Structures and Manufacturing Methods Thereof
0 cites
US12132047utility2024
Semiconductor Device and Method for Manufacturing Semiconductor Device
0 cites
US12132308utility2024
Electrostatic Protection Circuit
0 cites
US12132077utility2024
Semiconductor Structure and Manufacturing Method Thereof
0 cites
US12132076utility2024
Capacitance Structure and Forming Method Thereof
0 cites
US12131951utility2024
Semiconductor Packaging Method and Semiconductor Structure
0 cites
US12132022utility2024
Semiconductor Devices and Preparation Methods Thereof
0 cites
US12132018utility2024
Transmission Circuit, Interface Circuit, and Memory
0 cites
US12132012utility2024
Semiconductor Device and Manufacturing Method Thereof
0 cites
US12131979utility2024
Semiconductor Structure and Manufacturing Method Thereof
0 cites
US12131963utility2024
Position Detection and Determination Device and Position Calibration Device and Method
0 cites
US12131953utility2024
Semiconductor Structure Having PMOS Transistor with a Channel Layer and Forming Method Thereof
0 cites
US12131941utility2024
Carrier Device
0 cites

← PreviousPage 38 of 82Next →