- US11720436utility2023System for Error Detection and Correction in a Multi-thread Processor0 cites
- US11700001utility2023System and Method for Nanomagnet Based Logic Device0 cites
- US11693056utility2023Scan Chain for Memory with Reduced Power Consumption0 cites
- US11687738utility2023Chopper Stabilized Bias Unit Element with Binary Weighted Charge Transfer Capacitors0 cites
- US11689213utility2023Architecture for Analog Multiplier-accumulator with Binary Weighted Charge Transfer Capacitors0 cites
- US11689443utility2023Chip to Chip Network Routing Using DC Bias and Differential Signaling0 cites
- US11640196utility2023Unit Element for Performing Multiply-accumulate Operations0 cites
- US11641783utility2023Interlayer Exchange Coupled Adder0 cites
- US11632324utility2023Chip to Chip Communication Routing Using Header Amplitude0 cites
- US11593573utility2023Chopper Stabilized Analog Multiplier Unit Element with Binary Weighted Charge Transfer Capacitors0 cites
- US11567730utility2023Layout Structure for Shared Analog Bus in Unit Element Multiplier0 cites
← PreviousPage 4 of 4