- US12218786utility2025Clock Recovery for PAM4 Signaling Using Bin-map0 cites
- US12212315utility2025Interface Device0 cites
- US12204423utility2025System and Method for Verifying a Cross-connection of Lanes in a Multi-lane Environment Using a Single Testbench0 cites
- US12205673utility2025Read Data Strobe Path Having Variation Compensation and Delay Lines0 cites
- US12206532utility2025Wireline Receiver Sampling Circuit0 cites
- US12199770utility2025High Accuracy Timestamping of Transmissions at Physical Layer of Communication Devices and Systems0 cites
- US12182016utility2024Memory Circuit with Power Registers0 cites
- US12182020utility2024System and Method for Creating a High-level Parameter Relational Data Model for Memory Configurability Solutions0 cites
- US12182485utility2024Embedded Processor Architecture with Shared Memory with Design Under Test0 cites
- US12182613utility2024Systems and Methods for Exporting Design Data Using Near-optimal Multi-threading Scheme0 cites
- US12183427utility2024System and Method for Write Clock Double Data Rate Duty Cycle Correction0 cites
- US12184286utility2024Clock Duty Cycle Measurement0 cites
- US12153528utility2024Fragmented Periodic Timing Calibration0 cites
- US12141474utility2024Queue Circuit for Controlling Access to a Memory Circuit0 cites
- US12119080utility2024Extended-burst Write Training0 cites
- US12111765utility2024Prefetch Circuit for Cache Memory0 cites
- US12106032utility2024Port Generation Based on Layout Connectivity Information0 cites