- US12094689utility2024Switchable Delivery for Semiconductor Processing System0 cites
- USD1042373design2024Sliding Ring for an Interlocking Process Kit for a Substrate Processing Chamber0 cites
- US12096548utility2024Drift Tube Electrode Arrangement Having Direct Current Optics0 cites
- US12096701utility2024Method of Making High Critical Temperature Metal Nitride Layer0 cites
- US12096622utility2024Directional Etch for Improved Dual Deck Three-dimensional NAND Architecture Margin0 cites
- US12095653utility2024Router Architecture for Multi-dimensional Topologies in On-chip and On-package Networks0 cites
- US12094796utility2024Nitrogen-rich Silicon Nitride Films for Thin Film Transistors0 cites
- US12094787utility2024Characterizing Defects in Semiconductor Layers0 cites
- US12094785utility2024Dual Silicide Process Using Ruthenium Silicide0 cites
- US12094773utility2024Methods for Low Resistivity and Stress Tungsten Gap Fill0 cites
- US12094766utility2024Selective Blocking of Metal Surfaces Using Bifunctional Self-assembled Monolayers0 cites
- US12094752utility2024Wafer Edge Ring Lifting Solution0 cites
- US12094748utility2024Bipolar Esc with Balanced RF Impedance0 cites
- US12094740utility2024Automated Dry-in Dry-out Dual Side Polishing of Silicon Substrates with Integrated Spin Rinse Dry and Metrology0 cites
- US12094726utility2024Adapting Electrical, Mechanical, and Thermal Properties of Package Substrates0 cites
- US12094716utility2024Chambers and Coatings for Reducing Backside Damage0 cites
- US12094715utility2024Abatement and Strip Process Chamber in a Load Lock Configuration0 cites
- US12094709utility2024Plasma Treatment Process to Densify Oxide Layers0 cites
- US12094707utility2024Plasma Enhanced CVD with Periodic High Voltage Bias0 cites
- US12094699utility2024Methods and Apparatus for Controlling Ion Fraction in Physical Vapor Deposition Processes0 cites