- US12273107utility2025Dynamically Scalable Timing and Power Models for Programmable Logic Devices0 cites
- US12273282utility2025System-in-package Network Processors0 cites
- US12265417utility2025Configurable Clock Macro Circuits and Methods0 cites
- US12265772utility2025Integrated Circuit with Peek and Poke Protection Circuitry for Multi-tenant Usage Model0 cites
- US12266625utility2025Innovative Interconnect Design for Package Architecture to Improve Latency0 cites
- US12253870utility2025Voltage Regulator Circuit Systems and Methods0 cites
- US12254316utility2025Vector Processor Architectures0 cites
- US12255648utility2025Circuit Systems and Methods for Reducing Power Supply Voltage Droop0 cites
- US12248021utility2025Debug Trace Microsectors0 cites
- US12249988utility2025Circuits and Methods for Detecting Decreases in a Supply Voltage in an Integrated Circuit0 cites
- US12216150utility2025On-die Aging Measurements for Dynamic Timing Modeling0 cites
- US12210873utility2025Compute-in-memory Systems and Methods0 cites
- US12204441utility2025Flushing Cache Lines Involving Persistent Memory0 cites
- US12206447utility2025Joint Channel Filtering and Crest Factor Reduction Architecture0 cites
- US12197360utility2025At-speed Burst Sampling for User Registers0 cites
- US12197887utility2025Floating-point Decomposition Circuitry with Dynamic Precision0 cites
- US12197888utility2025Rank-based Dot Product Circuitry0 cites
- US12191893utility2025Seemingly Monolithic Interface Between Separate Integrated Circuit Die0 cites
- US12182050utility2024Systems and Methods for Aligning Received Data0 cites