- US11619982utility2023Efficient Calibration of Circuits in Tiled Integrated Circuits0 cites
- US11620224utility2023Instruction Cache Prefetch Throttle0 cites
- US11620248utility2023Optical Bridge Interconnect Unit for Adjacent Processors0 cites
- US11620525utility2023Dropout for Accelerated Deep Learning in Heterogeneous Architectures0 cites
- US11620788utility2023Graphics Texture Footprint Discovery0 cites
- US11614889utility2023Aggregating Commands in a Stream Based on Cache Line Addresses0 cites
- US11615230utility2023Wide Range Clock Monitor System0 cites
- US11615306utility2023Statically Generated Compiled Representations for Processing Data in Neural Networks0 cites
- US11616901utility2023Adaptive Lens Step Control with Multiple Filters for Camera Fast Auto Focus0 cites
- US11609785utility2023Matrix Data Broadcast Architecture0 cites
- US11609791utility2023Precise Suspend and Resume of Workloads in a Processing Unit0 cites
- US11610627utility2023Write Masked Latch Bit Cell0 cites
- US11610879utility2023Power on Die Discovery in 3D Stacked Die Architectures with Varying Number of Stacked Die0 cites
- US11604655utility2023Sync Point Mechanism Between Master and Slave Nodes0 cites
- US11604737utility2023Dynamic Modification of Coherent Atomic Memory Operations0 cites
- US11604738utility2023Device and Method for Data Compression Using a Metadata Cache0 cites
- US11604754utility2023Method and Apparatus of Integrating Memory Stacks0 cites
- US11599359utility2023Methods and Systems for Utilizing a Master-shadow Physical Register File Based on Verified Activation0 cites
- US11586539utility2023Adaptive Cache Management Based on Programming Model Information0 cites
- US11586563utility2023Distribution of Data and Memory Timing Parameters Across Memory Modules Based on Memory Access Patterns0 cites