- US11797455utility2023Cache Management Based on Reuse Distance0 cites
- US11797665utility2023Protection Against Branch Target Buffer Poisoning by a Management Layer0 cites
- US11789620utility2023Dynamic Random-access Memory (DRAM) Phase Training Update0 cites
- US11789075utility2023Split-scan Sense Amplifier Flip-flop0 cites
- US11789655utility2023Efficient and Low Latency Memory Access Scheduling0 cites
- US11789732utility2023Arithmetic Logic Unit Register Sequencing0 cites
- US11789734utility2023Padded Vectorization with Compile Time Known Masks0 cites
- US11790435utility2023Dynamic Computer Marketplace System and Method0 cites
- US11790590utility2023Multi-accelerator Compute Dispatch0 cites
- US11790593utility2023Ray-tracing Multi-sample Anti-aliasing0 cites
- US11791008utility2023Methods and Devices for Testing Multiple Memory Configurations0 cites
- US11782838utility2023Command Processor Prefetch Techniques0 cites
- US11782640utility2023Efficient and Low Latency Memory Access Scheduling0 cites
- US11782897utility2023System and Method for Multiplexer Tree Indexing0 cites
- US11782848utility2023Home Agent Based Cache Transfer Acceleration Scheme0 cites
- US11784427utility2023Socket Actuation Mechanism for Package Insertion and Package-socket Alignment0 cites
- US11783529utility2023Bounding Volume Hierarchy Box Node Compression0 cites
- US11776599utility2023Encoded Enable Clock Gaters0 cites
- US11776085utility2023Throttling Shaders Based on Resource Usage in a Graphics Pipeline0 cites
- US11778803utility2023Cross FET SRAM Cell Layout0 cites