- US11854652utility2023Sense Amplifier Sleep State for Leakage Savings Without Bias Mismatch0 cites
- US11853193utility2023Inverse Performance Driven Program Analysis0 cites
- US11854138utility2023Techniques for Introducing Oriented Bounding Boxes Into Bounding Volume Hierarchy0 cites
- US11854602utility2023Read Clock Start and Stop for Synchronous Memories0 cites
- US11854139utility2023Graphics Processing Unit Traversal Engine0 cites
- US11853734utility2023Compiler-initiated Tile Replacement to Enable Hardware Acceleration Resources0 cites
- US11855061utility2023Offset-aligned Three-dimensional Integrated Circuit0 cites
- US11847463utility2023Masked Multi-lane Instruction Memory Fault Handling Using Fast and Slow Execution Paths0 cites
- US11848269utility2023Techniques to Create Power Connections from Floating Nets in Standard Cells0 cites
- US11847055utility2023Approach for Reducing Side Effects of Computation Offload to Memory0 cites
- US11847061utility2023Approach for Supporting Memory-centric Operations on Cached Data0 cites
- US11847062utility2023Re-fetching Data for L3 Cache Data Evictions Into a Last-level Cache0 cites
- US11847048utility2023Method and Apparatus for Providing Persistence to Remote Non-volatile Memory0 cites
- US11847462utility2023Software-based Instruction Scoreboard for Arithmetic Logic Units0 cites
- US11842227utility2023Hypervisor Secure Event Handling at a Processor0 cites
- US11841803utility2023GPU Chiplets Using High Bandwidth Crosslinks0 cites
- US11842199utility2023Controlling the Operating Speed of Stages of an Asynchronous Pipeline0 cites
- US11842200utility2023Multi-modal Gather Operation0 cites
- US11836610utility2023Concurrent Training of Functional Subnetworks of a Neural Network0 cites