- US11954026utility2024Paging Hierarchies for Extended Page Tables and Extended Page Attributes0 cites
- US11954033utility2024Page Rinsing Scheme to Keep a Directory Page in an Exclusive State in a Single Complex0 cites
- US11948223utility2024Redundancy Method and Apparatus for Shader Column Repair0 cites
- US11948000utility2024Gang Scheduling for Low-latency Task Synchronization0 cites
- US11947833utility2024Method and Apparatus for Training Memory0 cites
- US11947487utility2024Enabling Accelerated Processing Units to Perform Dataflow Execution0 cites
- US11947476utility2024Cross-chiplet Performance Data Streaming0 cites
- US11947456utility2024Weak Cache Line Invalidation Requests for Speculatively Executing Instructions0 cites
- US11947455utility2024Suppressing Cache Line Modification0 cites
- US11947380utility2024Separate Clocking for Components of a Graphics Processing Unit0 cites
- US11948251utility2024Throttling Hull Shaders Based on Tessellation Factors in a Graphics Pipeline0 cites
- US11941723utility2024Dynamic Dispatch for Workgroup Distribution0 cites
- US11940858utility2024Probe Filter Retention Based Low Power State0 cites
- US11934698utility2024Process Isolation for a Processor-in-memory (“PIM”) Device0 cites
- US11934827utility2024Partition and Isolation of a Processing-in-memory (PIM) Device0 cites
- US11934873utility2024Distributed User Mode Processing0 cites
- US11936616utility2024Assigning Variable Length Address Identifiers to Packets in a Processing System0 cites
- US11934331utility2024Communication Engine for Hybrid Interconnect Technologies0 cites
- US11934251utility2024Data Fabric Clock Switching0 cites
- US11928060utility2024Transfer of Cachelines in a Processing System Based on Transfer Costs0 cites